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Abstract 
Using Ensemble Monte Carlo device simulations this paper 
studies the impact of interface roughness and soft-optical 
phonon scaitering on the performance of sub-100nm Si and 
strained Si MOSFETs with different high-r gate stacks. 
Devices with gate lengths down to 25nm have been 
investigated. 
Introduction 
Strained Si (SSi) channel and high-r gate dielectrics 
have both been considered as performance boosters for 
CMOS technology beyond the 90nm technology node [I]. 
The performance enhancement of SSi MOSFET devices 
comes from the strain induced mobility enhancement and 
possibly reduced interface roughness (IR) scattering 121. 
Achieving high-quality high-r dielectrics on top of Si is still 
problematic due to many technological issues. However, a 
fundamental drawback of MOSFETs with high-r dielectrics 
is the mobility degradation due to soft optical (SO) phonon 
scattering [3,4,5,6]. In this work, we study the impact of IR 
and SO-phonon scattering on the performance of sub-100nm 
conventional Si and SSi n-MOSFETs with different gate 
dielectrics using self-consistent Poisson-Ensemble Monte 
Carlo (EMC) device simulations. We have studied devices 
with gate lengths from 80nm down to 25nm. The simulated 
device structures are illustrated in Fig. I .  
Interface roughness and soft-optical phonon scattering 
Fig. 2 illustrates the electron mobility in SSi as a 
function of substrate Ge content obtained using our EMC 
simulator compared with data from [ 7 ] .  The simulator 
includes our recently developed non-perturhative IR 
scattering model [SI, incorporated as  a boundary condition 
for the Boltzmann Transport Equation. The model provides 
the probability of specular and diffuse scattering as a function 
of the incident solid angle, carrier energy and the 
autocorrelation function of the rough interface. It has been 
validated in comparison with ab initio calculations based on 
the numerical solution of the time dependent Schrodinger 
equation for an incident wave-packet (particle) scattering 
from a rough surface 191, as illustrated in Fig. 3. The model 
has also been validated in comparison with 'universal' 
mobility results for Si and SSi with a SiO, gate stack 
[10,11,12], as shown in Fig. 4. A smoother interface for SSi, 
characterised by R.M.S. height (RMS)=O.Snm and correlation 
length (CL)=3.0nm (using an exponential autocorrelation 
function) is needed to match the experimental data, compared 
to RMS=OSnm and CL=l.Snm for hulk Si. 
The introduction of high-K gate dielectrics reduces the 
gate leakage current typically by orders of magnitude. 
However, it also introduces strong soft optical phonon 
scattering 131. The scattering results from the strong ionic 
polarisahility of the high-r material, which also determines 
the large value of the dielectric constant. Electrons scatter 
from these phonons via a Frohlich interaction, which has an 
unscreened scattering field amplitude at the dielectric 
interface given by: 
' 
where ~~:,e:~and e: are the optical and static permittivities 
for the oxide and Si respectively andw, is the soft-optical 
(SO) phonon energy, calculated from the two dominant 
transverse-optical (TO) phonon modes in the dielectric via 
the Lyddane-Sachs-Teller relationship. Table 1 lists the static 
and optical pennittivities, along with the phonon energies for 
two TO modes, am, and wTO2, for the different dielectrics 
considered in this work. It can he seen from Table 1 and 
equation (1) that for low phonon energies, the larger 
difference between the static and optical permittivities for the 
high-< dielectrics, HfO, and AI,O,, lead to strong scattering 
of carriers in the inversion layer. 
Simulation of Si and SSi MOSFETs with SiO, 
The benchmark devices for our simulations are the 
80nm gate length (67nm effective channel length) 
conventional Si and SSi n-MOSFETs with 2.2nm SiO, 
published by IBM [IO] and a 35nm gate length n-MOSFET 
with 1.2nm SiON published by Toshiba [13]. The high-r 
dielectric devices assume the same stmctures and equivalent 
oxide thickness (EOT) as the devices with SO,, as illustrated 
in Fig. 1. The test devices were carefully analyzed using the 
device simulators MEDIC1 and TAURUS 1141 to deduce the 
device structures from published data, as illustrated in Figs 5 
and 6. The reverse-engineered devices were then simulated 
using our EMC simulator. Using the IR parameters given 
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above the EMC simulations were able to reproduce the 
experimental characteristics of the IBM devices (see Fig. 71, 
confirming that the smoother SSi/SiO, interface contributes 
to the observed performance enhancement of SSi MOSFETs. 
Fig. 8 shows the average carrier velocities in the channel of 
the IBM Si and SSi devices with and without interface 
roughness scattering. 
We have also simulated a 35nm MOSFET published by 
Toshiha [13]. This structure is likely to exhibit a degree of 
process-induced strain. We have found that a strain 
equivalent to SSi (employing the IR parameters for Si) on a 
5% Ge content SiGe buffer is necessary to reproduce the 
experimental data 1131, as shown in Fig. 9. Fig. 9 also plots 
the simulated device characteristics for 35nm devices 
assuming differing amounts of strain within the channel. A 
strained channel MOSFET with an equivalent 20% Ge 
content buffer (employing the IR parameters for SSi) delivers 
-41% drive current enhancement over the original design, in 
agreement with the recently observed 45% drive current 
enhancement for a 35nm Si/S&.,Ge,., MOSFET [15]. The 
35nm MOSFET was then scaled to 25nm using TAURUS 
process and device simulations and the device stmcture was 
simulated using the EMC simulator. Fig. 10 illustrates the 
simulated device characteristics of 25nm MOSFETs 
assuming different degrees of strain; the 25nm device with 
20% Ge content equivalent strain delivers a -37% drive 
current enhancement over the device with a 5% Ge content 
equivalent strain. 
Simulation of Si and SSi MOSFETs with high-r gate stacks 
The Si02  used in the simulations of the 80nm and 35nm 
devices were then replaced by high-a dielectrics: HfO, and 
AI,O, with the same EOT as in the original devices. This 
leads to the same gate capacitances and provides almost 
identical electrostatic gate control for the devices with SiO, 
and high-K gate stacks. However, in the presence of high-a 
dielectrics the carriers within the inversion layer are subjected 
to significant SO phonon scattering, leading to a reduction in 
their mobility. Therefore a reduction in device-drive current 
is expected when high-a dielectrics are introduced. 
The EMC simulator includes SO phonon scattering [3] 
and the scattering rate for the absorption of one (SO) phonon 
mode in the X-valley of Si is illustrated for the Si/HfO, 
interface in Fig. 11. The scattering rate decreases with 
increasing energy (typical of a Frohlich interaction) and drops 
exponentially as a function of the distance from the SilHfO, 
interface. 
Figs. 12 and 13 show the simulated /D-VG Characteristics 
for 80nm Si and SSi MOSFETs with a 2.2nm EOT HfO,. A 
drive current degradation, due to- SO.phonou scattering from 
the high-a, of around 25% is observed for both Si and SSi 
devices. Such drive current reduction is around 10% in the 
A1,0, case (see Fig. 14). The differences in current 
degradations due to SO phonon scattering can he explained 
by the larger phonon energies and reduction in the difference 
between the static and optical permittivities, as we move from 
HfO, to AI,O,. In high-a gate dielectrics the large static 
dielectric constant arises from the highly polarized ionic 
bonds, which lead to lower phonon energy and smaller 
optical permittivity. Conventional SiO, has the lowest static 
dielectric constant, but harder bonds and thus higher phonon 
energy, which results in the small effect of SO phonon 
scattering in SiO, based devices. In this case we observe less 
than a 5% reduction in the drive current when applying SO 
phonon scattering for such devices. 
Fig. 15 compares the average channel velocities with 
and without SO phonon scattering at the same gate overdrive 
for both Si and SSi devices, indicating that the introduction of 
high mobility strained channels can he used to counteract the 
performance degradation due to SO phonon scattering in 
devices with high-a gate stacks. Fig. 16 illustrates the ZD-VG 
characteristics for 35nm Si MOSFETs assuming 15% and 
20% Ge content equivalent strain with an HfO, EOT, 
corresponding to a 1.2nm S O N .  The drive current 
degradation due to SO phonon scattering in the 35nm devices 
is around 8%, which we may attribute to a reduction in SO 
phonon scattering rate with increasing carrier energy as might 
he expected in devices with shorter channels. 
Conclusions 
Reduced interface roughness scattering contributes to the 
observed performance enhancement of strained Si 
MOSFETs. Significant drive current degradation of around 
25% at V G - V ~ l . O V  and V0=1.2V is observed in equivalent 
oxide thickness conventional and strained Si devices with an 
HfO, gate stack. This compares to -10% degradation arising 
from the introduction of an A1,0, gate stack. As a reference, 
the current degradation associated with SO phonons in SiO, 
devices with identical structures is less than 5%. Our results 
also indicate that the inherent mobility degradation associated 
with the high-K gate stack MOSFETs might be compensated 
by the introduction of strained Si channels. The infancy of 
high-K gate fabrication techniques means that other 
performance degrading scattering mechanisms are likely to 
be present including a strong interface roughness 
contribution. Thus the overall performance degradation 
associated with high-K gate dielectrics is expected to he 
worse than the predictions made in this paper. 
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Fig. 4 Effective electron mobilities of bulk Si and 
stained Si by Monte Carlo. 
~ 
substrate Ge concentration. Inset shows the in-  calculated analytically and via ob initio 
and out-ofplane directions. solutions of the 2D Time Dependent 
SchrGdinger Equation (TDSE). 
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Fig. 5: MEDIC1 calibrated lo-VG characteristics 
of the IBM 80nm gate length Si and strained Si 
MOSFETs, for a 0.28pm device width. 
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Fig. 6: TAURUS calibmtedlD-VG characteristics 
of the Toshiba 35nm gate length Si MOSFET. 
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Fig. 8: Average channel velocities of the 80nm 
Si and strained Si MOSFETs with and withont 
IR scattering. 
Fig. 9: ID-V0 characteristics of 35nm gate length 
Si and strained Si MOSFETs 
Fig. 1 0  ln-vG characteristics of 25nm gate length 
Si and strained Si MOSFETs 
Fig. 12: l0.VG characteristics with and wilhmt 
SO phonon scattenng of 80nm conventional Si 
MOSFET with HfO,. 
Fig. 13: lD-V, characteristics with and without SO 
phonon scattering of 80nm strained Si MOSFET 
with HfO,. 
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Fig. 1 4  I,-V, characteristics with and without 
SO phonon scattering of 80nm Si and strained Si 
MOSFETr with AI,O,. 
Fig. 15: Average channel velocities with and 
without SO phonon scattering in 80nm Si and 
SSi MOSFETs with HfO,. 
Fig. 16: la-VG characteristics with and without SO 
phonon scattering of 35nm strained Si MOSFETS 
with HfO,. 
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